Xyce[™] Parallel Electronic Simulator Release Notes

Release 3.0.1

Prepared by Sandia National Laboratories Albuquerque, New Mexico 87185 and Livermore, California 94550

Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy under Contract DE-AC04-94AL85000.

Approved for public release; further dissemination unlimited.



Issued by Sandia National Laboratories, operated for the United States Department of Energy by Sandia Corporation.

NOTICE: This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government, nor any agency thereof, nor any of their employees, nor any of their contractors, subcontractors, or their employees, make any warranty, express or implied, or assume any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represent that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government, any agency thereof, or any of their contractors or subcontractors. The views and opinions expressed herein do not necessarily state or reflect those of the United States Government, any agency thereof, or any of their contractors.

Printed in the United States of America. This report has been reproduced directly from the best available copy.

Available to DOE and DOE contractors from U.S. Department of Energy Office of Scientific and Technical Information P.O. Box 62 Oak Ridge, TN 37831

> Telephone: (865) 576-8401 Facsimile: (865) 576-5728

E-Mail: reports@adonis.osti.gov Online ordering: http://www.doe.gov/bridge

Available to the public from

U.S. Department of Commerce National Technical Information Service 5285 Port Royal Rd Springfield, VA 22161

Telephone: (800) 553-6847 Facsimile: (703) 605-6900

E-Mail: orders@ntis.fedworld.gov

Online ordering: http://www.ntis.gov/ordering.htm



Unlimited Release Printed December 2005

Xyce[™] Parallel Electronic Simulator Release Notes Release 3.0.1

Eric R. Keiter, Scott A. Hutchinson, Robert J. Hoekstra, Thomas V. Russo, Richard L. Schiek, and Eric Rankin Electrical and Microsystems Modeling

Carolyn W. Bogdan, and Steven D. Wix Component Information and Models

David N. Shirley and Phillip M. Campbell Scientific Computing Systems

Sandia National Laboratories P.O. Box 5800 Mail Stop 0316 Albuquerque, NM 87185-0316

Scope/Product Definition

The **Xyce** Parallel Electronic Simulator has been written to support, in a rigorous manner, the simulation needs of the Sandia National Laboratories electrical designers. Specific requirements include, among others, the ability to solve extremely large circuit problems by supporting large-scale parallel computing platforms, improved numerical performance and object-oriented code design and implementation.

The **Xyce** release notes describe:

- Hardware and software requirements
- New features and enhancements

- Any defects fixed since the last release
- Current known defects and defect workarounds

For up-to-date information not available at the time these notes were produced, please visit the **Xyce** web page at http://www.cs.sandia.gov/xyce.

Hardware/Software

This section gives basic information on supported platforms and hardware and software requirements for running **Xyce** 3.0.1

Supported Platforms

Xyce 3.0.1 currently supports any of the following operating system (all versions imply the earliest supported – **Xyce** generally works on later versions as well) platforms. These platforms are supported in the sense that they have been subject to certification testing for the **Xyce** version 3.0.1 release.

- SGI IRIX[®] 6.5.3, Workshop Compilers 7.4.2 (serial and parallel using SGI MPI)
- Redhat Linux[®], Enterprise version 3 on Intel Pentium[®] architectures (serial and parallel using MPICH version 1.2.5.2 or LAM MPI version 7.0.6)
- Tru64 on HP/Compaq Alpha[®] (serial and parallel)
- FreeBSD on Intel Pentium[®] architectures (serial and parallel using MPICH or LAM MPI)
- Microsoft Windows[®] (serial)
- Apple[®] OS X (serial)

Build Capability but Not Supported

The platforms listed in this section are "not supported" in the sense that they are not subject to nightly regression testing, and they also were not subject to certification testing for the **Xyce** version 3.0.1 release. For large parallel platforms, such as ASCI White, this sort of testing is not a realistic option. These platforms are supported in the sense that **Xyce** 3.0.1 has been built for these platforms, and successfully executed on them. If a user needs to run **Xyce** 3.0.1 on one of these platforms, contact the **Xyce** team and we will work with you on a case-by-case basis.

■ ASCI White (IBM) (parallel)

- Sandia Institutional Computational Clusters, ICC and NWCC (serial and parallel).
- **Xyce** 3.0.1 has not yet been ported to Thunderbird or RedStorm. However, these machines will be included for **Xyce** build support sometime during FY06.

Hardware Requirements

The following are estimated hardware requirements for running **Xyce**:

- 128MB memory recommended, 64 MB memory minimum memory requirements increase with circuit size
- 50MB disk space (not including space needed for output files)

Software Requirements

Several libraries (all freely available from Sandia National Laboratories and other sites) are required to build **Xyce** on a platform. These are only required when building **Xyce** from source. These are:

- Trilinos Solver Library (Sandia, http://software.sandia.gov/Trilinos). This is a suite of libraries including Amesos, KLU, AztecOO, Belos, Epetra, EpetraExt, Ifpack, NOX, LOCA, and y12m.
- SuperLU (http://www.nersc.org)
- Xyce Expression library (libexpr.a).
- BLAS (libblas.a).
- LAPack (liblapack.a).

For parallel builds, the following are additionally required:

- MPI (http://www-unix.mcs.anl.gov/mpi/) library for message passing (version 1.1 or higher), such as MPICH or LAM. The version used to build Xyce must be the same that is used for building Trilinos.
- Zoltan (Sandia, http://www.cs.sandia.gov/Zoltan) and its associated libraries (libzoltan.a, libzoltanCPP.a, libparmetis.a, libmetis.a)

Xyce Release 3.0.1 Documentation

The following **Xyce** documentation is available at the **Xyce** internal website in pdf form. Some of this documentation is in "Draft" mode and is incomplete.

- Xyce Users' Guide, Version 3.0.1
- Xyce Reference Guide, Version 3.0.1
- Xyce Release Notes, Version 3.0.1
- **Xyce** Theory Document
- Xyce Test Plan

New Features and Enhancements

This release is a minor release, fixing some issues that were found in Release 3.0 but containing no new major features. Highlights for this release include:

- Enhanced homotopy, including the ability to simultaneously use voltage limiting and homotopy algorithms.
- Additional roll-off parameter (NK) in BJT for improved PSPICE compatibility
- Improved error condition handling.
- Parser bug fixes.

For details of each of these new features, see the **Xyce** Users' Guide, and the **Xyce** Reference Guide.

Device Support

Table 1 contains a complete list of devices for **Xyce** Release 3.0.1. No new devices have been added in Release 3.0.1.

Device	Comments
Capacitor	Age-aware, semiconductor
Inductor	Nonlinear mutual inductor (see below)
Nonlinear Mutual Inductor	Sandia Core model (not fully PSpice compatible)
	Stability improvements.
Resistor	Semiconductor

Device	Comments
Diode (Level 1)	
Diode (Level 3)	Prompt photocurrent radiation model
Diode (Level 4)	Generic photocurrent source model
Independent Voltage Source (VSRC)	
Independent Current Source (ISRC)	
Voltage Controlled Voltage Source	
(VCVS)	
Voltage Controlled Current Source	
(VCCS)	
Current Controlled Voltage Source	
(CCVS)	
Voltage Controlled Current Source	
(CCCS) Nonlinear Dependent Source (B	
·	
Source) Bipolar Junction Transistor (BJT)	
(Level 1)	
Bipolar Junction Transistor (BJT)	
(Level 2)	Prompt photocurrent radiation model.
Bipolar Junction Transistor (BJT)	Noutron offects madel
(Level 3)	Neutron-effects model.
Bipolar Junction Transistor (BJT)	Prompt photocurrent radiation model (same as level 2).
(Level 4)	1 Tompt photocurrent radiation model (same as level 2).
Junction Field Effect Transistor	SPICE-compatible JFET model.
(JFET) (Level 1)	- 10_ 0011pail200
Junction Field Effect Transistor	Shockley JFET model.
(JFET) (Level 2)	,
MESFET	
MOSFET (Level 1)	
MOSFET (Level 3)	
MOSFET (Level 9)	BSIM3 model. Initial condition support.
MOSFET (Level 10)	BSIM SOI model with initial condition support.
MOSFET (Level 18)	VDMOS model.
MOSFET (Level 19)	VDMOS photocurrent model.
Transmission Line	Lossless.
Controlled Switch (S,W)	Voltage or current controlled.
(VSWITCH/ISWITCH)	voltage of outfork controlled.
Generic Switch (SW)	Controlled by an expression.

Device	Comments
PDE Devices (Level 1)	one-dimensional
PDE Devices (Level 2)	two-dimensional

Table 1: Devices Supported by Xyce.

Robustness Improvements

■ Improvement of homotopy algorithms for large MOSFET circuits, including SOI circuits.

Defects of Release 3.0 Fixed in this Release

Defect	Description
Duplicate-name checker incorrectly	Checking of Y device names now includes both fields
handles Y devices. [Bug 803]	necessary for unique device naming.
Output columns merge together.	Output manager has been changed to assure that
[Bug 790]	output columns are always separated by spaces even when the numbers get very large.
Incorrect transition from DCOP to	This has been fixed, and homotopy runs now enter the
Transient when homotopy used. [Bug 834]	transient phase correctly.
Homotopy requires voltlim to be	Code has been changed so that voltlim is no longer
turned off. [Bug 822]	incompatible with homotopy.

Known Defects and Workarounds

Defect	Description
	The default values for the parameters TOX, CLC, CLE,
BSIM SOI default parameters not correct [Bug 879]	KETA, BETAO and DELVT are not correct in Xyce 3.0.1. Additionally, the parameters CGSO and CGDO are not computed correctly from input parameters even if the correct value of TOX is specified. This will be fixed shortly in an "emergency patch release" version 3.0.2. Workaround: Specify the correct default values for all of these parameters in any BSIM SOI model cards you use. The default values are: TOX=100e-10, CLC=1e-8, CLE=0.0, KETA=-0.6, BETAO=0.0, DELVT=0.0. CGSO and CGDO are computed from several other model parameters. If DLC is not specified, the value of CGSO is given by CGSO = $0.6*$ XJ * $(3.453133e-11)/$ TOX. If DLC is given, CGSO is given by CGSO = DLC * $(3.453133e-11)/$ TOX - CGSL. Similarly, CGDO is given by CGDO = $0.6*$ XJ * $(3.453133e-11)/$ TOX if DLC is not set and by CGDO = DLC * $(3.453133e-11)/$ TOX - CGDL if DLC is set.
.DC sweep output.	.DC sweep calculation does not automatically output sweep results. Workaround: Use .PRINT statement to output sweep variable results.
Failure for netlists using ChileSPICE	Xyce does not currently support the use of digital
digital primitives.	primitives.
BJT Current Crowding	"Timestep too small" failures can result when IRB nonzero with level 2 and level 4 BJT Workaround: If such failure observed, disable current crowding effect by setting IRB to zero in all BJT models. Please feed back such circuits to the Xyce development team so that this bug can be characterized and eliminated.
Microsoft Windows installation restrictions	Users with insufficient privileges (i.e. Limited Account) are not permitted to install Xyce into folders on the System Drive (usually C:). Workaround: First, manually create the desired folder on the System Drive. It is then possible to install Xyce into this folder by following the standard Setup procedure.

Defect	Description
	The Xyce installer for Windows assumes that there is
Xyce installer for Windows fails when Cygwin already installed [Bug 835]	no existing Cygwin installation on the user's computer and attempts to use a small subset of Cygwin utilities included with it. If Cygwin is already installed, the batch file will exit with an uninformative error. Workaround: There is a way to install Xyce by adapting the script to use the pre-installed Cygwin utilities. Please contact the Xyce development team for specific instructions and assistance until we have adapted the installer for the case where Cygwin is already installed. Xyce may not exit cleanly if it encounters certain errors
MPICH parallel runs may not exit cleanly	during parsing. Workaround: If Xyce appears to hang, manually terminate each process. Usually a SIGTERM or ^C is sufficient to halt the job. Users running on the Alpha should manually check for zombie processes after Xyce error exits, and kill them if necessary. Netlists created with programs like Microsoft Word and
Incompatible proprietary file formats.	Microsoft Wordpad will not run in Xyce . Xyce does not recognize proprietary file formats. <i>Workaround:</i> It is best not to use such programs to create netlists, unless netlists are saved as *.txt files. If you must use a Microsoft editor, it is better to use Microsoft Notepad. In general, the best solution is to use a Unix-style editor, such as Vi, Gvim, or Emacs. Specifying expressions in the .PRINT line is a new
Expressions in the .PRINT line can't use variables specified by .PARAM statements.	Xyce capability. It is very useful, but is unable to use .PARAM variables. Workaround: For now, the only solution is to not use .PARAM variables in .PRINT statement expressions. This will be fixed for a later release. There is one case for a customer's parallel run of a
One known instance of restart results not matching original run results.	large digital circuit of BSIM3's where the restart output does not match the original results for the same time range. Workaround: The only choice for now is to check the restart results against the baseline results for some block if the run results have a very tight tolerance for success. It is suggested to overlap the original run time with the restart time allowing comparison.
Duplicate node names in .SUBCKT [bug 784]	Duplicate node names in a .SUBCKT specification will lead to incorrect results. Users must take care that all nodes specified on a .SUBCKT line are unique in Xyce 3.0.1.

Defect	Description
	Use of lead currents in B/E/F/G/H source and switch
Lead currents in B/E/F/G/H source and switch expressions [bug 801]	expressions will lead to incorrect results. A fatal diagnostic should be generated for such usage, but is not. The only supported use of lead currents in Xyce 3.0.1 is on .PRINT lines.

Table 3: Known Defects and Workarounds.

Incompatibilities With Other Circuit Simulators

Issue	Comment
.SAVE does not work.	Xyce does not support this. Use .PRINT instead.
.OP is not complete	A . OP netlist will run in Xyce, but will not produce the
	extra output normally associated with the .OP statement.
	A requested pulsed source rise/fall time of zero really is
Pulsed source rise time of zero.	zero in Xyce. In other simulators, requesting a zero rise/fall time causes them to use the printing interval found on the .TRAN line.
M. I. all last attack Martal	Not the same as PSpice. This is a Sandia developed
Mutual Inductor Model.	model but is compatible with Cadence PSpice parameter set.
	Output variables have to be specified as V(node) or
.PRINT line shorthand.	I(source). Specifying the node alone will not work. Also, specifying V(*) or I(*) (to get all voltages or currents) will not work.
BSIM3 level.	In Xyce the BSIM3 level=9. Other simulators have
	different levels for the BSIM3.
BSIM SOI v3.2 level.	In Xyce the BSIM SOI (v3.2) level=10. Other
	simulators have different levels for the BSIM SOI. Currently, circuit nodes and devices MUST have
No de conserva de Serva de Conserva	
Node names vs. device names.	different names in Xyce . Some simulators can handle a device and a node with the same name, but Xyce cannot.
Interactive mode.	Xyce does not have an interactive mode.
	These are not currently supported within Xyce .
ChileSPICE-specific "operating point	However
	Xyce does support "IC= <value>" statements for</value>
voltage sources."	capacitors, inductors, and the two BSIM devices which will automatically set these voltage drops at the
	beginning of a transient simulation.
	The manner of specifying a model parameter to be
Syntax for .STEP is different.	swept is slightly different. Also, it is not possible to do a .STEP sweep over a global parameter. See the Users' and Reference Guides for details.

Table 4: Incompatibilities with other circuit simulators.

Important Changes to **Xyce** Usage Since the Last Release.

Table 5 lists some usage changes for **Xyce**.

Issue	Comment
The TCAD/PDE devices no longer	This has been changed to "YPDE". This was done to
use the letter "Z" as their identifier in the nelist.	allow for the MESFET to use the letter "Z", to maintain compatibility with SPICE. [Bug 655]

Table 5: Changes to netlist specification since the last release.

Acknowledgements

The authors would like to acknowledge the entire Sandia National Laboratories HPEMS (High Performance Electrical Modeling and Simulation) team, including Steve Wix, Carolyn Bogdan, Regina Schells, Ken Marx, Steve Brandon and Bill Ballard, for their support on this project. We also appreciate very much the work of Jim Emery, Becky Arnold and Mike Williamson for the help in reviewing this document.

Lastly, a very special thanks to Hue Lai for typesetting this document with LATEX.

Trademarks

The information herein is subject to change without notice.

Copyright © 2002-2005 Sandia Corporation. All rights reserved.

Xyce[™] Electronic Simulator and Xyce[™] trademarks of Sandia Corporation.

Orcad, Orcad Capture, PSpice and Probe are registered trademarks of Cadence Design Systems, Inc.

Silicon Graphics, the Silicon Graphics logo and IRIX are registered trademarks of Silicon Graphics, Inc.

Microsoft, Windows and Windows 2000 are registered trademark of Microsoft Corporation.

Solaris and UltraSPARC are registered trademarks of Sun Microsystems Corporation.

Medici, DaVinci and Taurus are registered trademarks of Synopsys Corporation.

HP and Alpha are registered trademarks of Hewlett-Packard company.

Amtec and TecPlot are trademarks of Amtec Engineering, Inc.

Xyce's expression library is based on that inside Spice 3F5 developed by the EECS Department at the University of California.

All other trademarks are property of their respective owners.

Contacts

Bug Reports Email World Wide Web http://tvrusso.sandia.gov/bugzilla xyce-support@sandia.gov http://www.cs.sandia.gov/xyce



